Abstract. Consider the problem of scheduling a set of implicit-deadline sporadic tasks to meet all deadlines on a two-type heterogeneous multiprocessor platform where a task may request at most one of |R| shared resources. There are m1 processors of type-1 and m2 processors of type-2.
Tasks may migrate only when requesting or releasing resources. We present a new algorithm, FF-3C-vpr, which offers a guarantee that if a task set is schedulable to meet deadlines by an optimal task assignment scheme that only allows tasks to migrate when requesting or releasing a resource, then FF-3C-vpr also meets deadlines if given processors 4+6·
Introduction
In heterogeneous multiprocessor platforms (i) not all processors are of the same type and (ii) task execution times depends on the processor type. Many manufacturers offer chips combining different types of processors [1, [13] [14] [15] 18] . Clearly, such chips are key components in heterogeneous systems, and such systems are increasingly used in practice. Yet, despite this trend, the state-of-art in realtime scheduling theory for heterogeneous multiprocessors is under-developed. The reasons include (i) processors typically sharing low-level hardware resources (e.g. caches, interconnects), which makes task execution times interdependent and (ii) dispatching limitations (e.g. some processors depend on another processor for dispatching [12] ). Such idiosyncratic challenges must be addressed on a case-by-case basis, accounting for the particularities of the architecture. The state-of-art does offer some general ideas on analyzing shared low-level hardware resources [3, 16, 17] and scheduling co-processors [9, 11] . Ultimately though, the dependency of the task execution time on the processor-type is what inherently complicates the design of scheduling algorithms for heterogeneous platforms.
The problem of scheduling independent implicit-deadline sporadic tasks (i.e., for each task, its deadline is equal to its minimum inter-arrival time) on heterogeneous multiprocessors has been studied in the past, both for generic [5, 7, 6] and for two-type [4] platforms but without considering the case when tasks share resources. One might partition tasks to processors and apply a resource-sharing protocol conceived for identical multiprocessors (e.g. D-PCP [19] ). However, protocols such as D-PCP are not as effective in minimizing priority inversion when used in heterogeneous multiprocessors. For example, a task holding a shared resource may be executing on a processor where it runs slowly -causing large priority inversion to other tasks and poor schedulability. Therefore, a resourcesharing protocol for heterogeneous platforms ought to be cognizant of the execution speed of each task on each processor. It should also provide a finite bound on how much worse it performs, compared to an optimal scheme. This paper introduces an algorithm, FF-3C-vpr, for scheduling tasks that share resources on a two-type heterogeneous multiprocessor. It offers a guarantee that if a task set can be scheduled to meet deadlines by an optimal scheme that allows a task to migrate only when requesting or releasing a resource then FF-3C-vpr also meets deadlines if given processors 2 + 3 · |R| min(m1,m2) times as fast. Notably this is the first result with provably good performance for resource sharing on heterogeneous multiprocessors -which are increasingly relevant.
In this paper, Section 2 briefs the system model and assumptions. Section 3 gives the main idea of FF-3C-vpr. Section 4 lists notations and results used later. Section 5 discusses virtual processors -integral to our algorithm, presented in Section 6 along with the proof of its performance. Section 7 concludes.
System Model and Assumptions
We consider the problem of scheduling implicit-deadline sporadic tasks that share resources on a two-type heterogeneous multiprocessor platform with restricted migration (defined later). The system is specified as follows:
The platform consists of m processors of which m 1 ≥ 1 processors are of type-1 and m 2 ≥ 1 processors are of type-2. -Shared Resources (R): A set R of |R| resources that tasks share.
-Task set (τ ): There are n implicit-deadline sporadic tasks -for each task τ i , its deadline is equal to its minimum inter-arrival time, denoted as T i . -Execution Time and Utilization: The worst-case execution time of τ i on a type-z processor (z ∈ {1, 2}) is denoted by C z i and its utilization by U z i . We make the following assumptions:
-Sharing the resources: Each task may request at most one resource from R (known at design time) and at most once by each job of that task. -Virtual processors: Virtual processors are logical constructs, used as task assignment targets by our algorithm. A virtual processor vp i acts equivalent to a (physical) processor of the same type with (scaled) speed assume that it can be "emulated" on a physical processor of the same type (of speed 1), using no more than 1 f of its processing capacity 3 . -Restricted migration: A job of a task may only migrate to another processor during execution when it requests a resource; it must then migrate back to the original processor upon releasing the resource. We call this model restricted migration. Migrations between processors of any type are allowed.
Overview of our approach
The key to our approach is to distinguish between three phases in the execution of a task and make different scheduling provisions for each of them ( Figure 1 ):
-Phase-A of a task spans from its arrival until it requests a shared resource.
-In its Phase-B, the task is holding (or waiting for) the shared resource.
-In its Phase C, the task has released the resource.
The main structure of our approach is as follows:
1. Split the task execution into phases A, B and C -in essence creating three subtasks out of it. The phase-B and phase-C subtasks of a task "arrive" (i.e. first become ready to execute) at a (respective) fixed time offset to the arrival of the respective phase-A subtask. This ensures that subtasks "inherit" the inter-arrival time of the original task and exhibit no arrival jitter. 2. Use m physical processors to create a set VP of virtual processors, formed by disjoint sets VP AC and VP B (i.e. VP=VP AC ∪VP B and VP AC ∩ VP B = ∅). 3. Phases A and C of a task are assigned (both) to a virtual processor vp j ∈VP AC .
Phase-B of the same task is assigned to a virtual processor vp k ∈VP B . 4. The phase-A and phase-C subtasks of a task are scheduled using preemptive EDF on their assigned virtual processor in VP AC ; the phase-B subtask is scheduled on its assigned virtual processor in VP B using non-preemptive EDF -as a way of serializing accesses to shared resources 4 .
3 One intuitive way of achieving this is by dividing time to short slots of length S and using 1 f · S time units in each slot to serve the workload of vpi. By selecting S, we can then make the speed of the emulated processor arbitrarily close to 1 f (and in practice, S need rarely be impractically short) [10] . In strict terms, a sufficient condition for emulating m1 type-1 virtual processors from VPAC onto m1 type-1 physical processors is:
Vi < m1, where Vi is the speed of virtual processor vpi (and similarly for type-2 processors in VPAC and for VPB processors). For more details (including how to tradeoff spare processing capacity for longer S), see [10] . 4 Observe that implementing multiple virtual processors on the same physical processor might in practice involve frequent "context-switching" between those. Yet, whenever a physical processor "context-switches" between a phase-B virtual processor and some other virtual processor mapped to it, this does not violate the semantics of non-preemptive scheduling on the phase-B virtual processor because we are only interested (for the purposes of resource access serialization) in ensuring that phase-B subtasks never preempt each other -and this property is not violated. assigned to vp j ∈ V P AC resource is assigned to vp k ∈ V P B assigned to vp j ∈ V P AC Fig. 1 . Three execution phases of a job along with the design time (task assignment) and run time (task dispatching) decisions of FF-3C-vpr.
Steps 1-3 are performed at design time; step 4 is carried out at run time. Despite using virtual processors, our algorithm by-construction ensures that the "restricted migration" assumption is not violated -discussed in Section 5 and 6. Subtasks corresponding to task phases are assigned constrained deadlines, i.e. not exceeding their inter-arrival time (inherited from the original task).
Few Notations and Useful Results

Notations
Let Π(m 1 , m 2 ) denote a two-type heterogeneous multiprocessor platform having m 1 processors of type-1 and m 2 processors of type-2. Let Π(m 1 , m 2 ) · s 1 , s 2 denote a platform in which the speed of a type-1 and type-2 processor is respectively, s 1 and s 2 times the speed of a type-1 and type-2 processor in Π(m 1 , m 2 ) platform (where s 1 and s 2 are positive real-numbers, i.e. s 1 > 0 and s 2 > 0).
Let the predicate sched (A, τ, Π(m 1 , m 2 ) · s 1 , s 2 ) signify that a task set τ meets all its deadlines if scheduled by an algorithm A on a platform Π(m 1 , m 2 ) · s 1 , s 2 . The term meets all its deadlines in this and other predicates means 'meets deadlines for every possible valid arrival of jobs of tasks in τ '.
We use sched (nmo, τ, Π(m 1 , m 2 ) · s 1 , s 2 ) to signify that there exists a nonmigrative-offline preemptive schedule which meets all deadlines for the specified system. Here, non-migrative schedule refers to a schedule in which all the jobs of a task execute on the same processor to which the task is assigned. In this predicate (and others), the term offline means that the schedule (i) can contain inserted idle times and (ii) can be generated using knowledge of future task arrival times (irrespective of whether such knowledge is available in practice).
The predicate sched (rmo, τ, R, Π(m 1 , m 2 ) · s 1 , s 2 ) signifies that there exists a restricted-migration-offline preemptive schedule which meets all deadlines for the specified system when tasks share resources from R. As mentioned in Section 2, each task requests at most one resource from R and each job of that task may request that resource at most once during its execution. The term "restricted migration" has the same meaning as discussed in Section 2.
Similarly, sched (A, τ, R, Π(m 1 , m 2 ) · s 1 , s 2 ) signifies that τ "sharing the resources" (see Section 2) from R meets all its deadlines when scheduled by an algorithm A on Π(m 1 , m 2 )· s 1 ,s 2 with "restricted migration" (see Section 2) .
Finally, in the above predicates, the suffix -δ (where applicable, i.e. in (sub-) task-partitioned schemes) to a scheduling algorithm (or algorithm class) implies that the schedulability of τ (other than just being established via some exact test) must additionally be ascertainable via a (potentially pessimistic) densitybased uniprocessor schedulability test. This means that for the sub-set τ of (sub-)tasks assigned on every type-z processor of speed V , it has to hold that 
We derive three new constrained-deadline (denoted by D z i ) sporadic task sets (i.e., for each task, its deadline is less than or equal to its minimum interarrival time) namely, T D A (τ ), T D B,R k (τ ) and T D C (τ ) from implicit-deadline sporadic task set τ by modifying the parameters of the tasks in τ . Intuitively,
and T D C (τ ) are defined as follows -for each task τ i ∈ τ :
. This is essential as it ensures that if τ i(A) , τ i(B) and τ i(C) derived from τ i meet their deadlines then τ i meets its deadline as well. Also, observe that T D A (τ ) and T D C (τ ) are derived such that the densities of τ i(A) and τ i(C) are twice the utilization of τ i ∈τ . For example,
Useful Results
Lemma 1 and Lemma 2 (re-)state the speed competitive ratios of FF-3C (which is 2 -see Th. 1 in [4] ) and of uniprocessor non-preemptive EDF (at most 3 -see Lem. 1 in [2] ). FF-3C is a non-migrative scheduling scheme for implicit-deadline sporadic tasks (without resource sharing) on a two-type heterogeneous platform.
6
Resource Sharing on Two-type Heterogeneous Multiprocessor Platforms
The heterogeneous multiprocessor in Lemma 2 (with only one processor of type-1) is (trivially) a uniprocessor. (Lemma 2 also holds for Π(0, 1) platform.) Lemma 3 states that if a task is non-preemptive EDF-schedulable on a uniprocessor, it is also non-preemptive non-migrative (i.e. partitioned) EDFschedulable on a platform with one more processor. The intuition behind Lemma 3 is that if the additional (type-
The following lemma states that if implicit-deadline task set τ is non-migrative offline schedulable on Π(m 1 , m 2 ) then constrained-deadline sporadic task set T D A (τ ) derived from τ (as described in Section 4.1) is also non-migrative schedulable (e.g. under partitioned preemptive EDF) on Π(m 1 , m 2 )· 2, 2 and additionally this can be established via use of a (potentially pessimistic) density-based schedulability test. It is easy to see that the claim holds since the density of a task τ i(A) in T D A (τ ) is always twice the utilization of the corresponding task τ i in τ .
Proof. Let us assume that a non-migrative-offline feasible schedule exists for τ on Π(m 1 , m 2 ). So, there must exist a schedule in which the following holds:
∀p ∈ Π(m1, m2) :
where τ [p] denotes the set of tasks assigned to processor p. Now, we show that there also exists a non-migrative-offline feasible schedule for
We know that for every task τ i ∈ τ there exists a task τ i(A) ∈ T D A (τ ). We also know from Expression (1) that
From the fact that this assignment of T D A (τ ) (which is identical to the assignment of τ ) is made on a platform twice faster (on which the densities of tasks will be halved) and from Expressions (1) and (2), we get:
∀p ∈ Π(m1, m2) · 2, 2 :
The above inequality corresponds to density-based schedulability test, on every processor p ∈ Π(m 1 , m 2 )· 2, 2 , for partitioned preemptive EDF (which is a nonmigrative algorithm). Thus, T D A (τ ) is also non-migrative-offline schedulable on Π(m 1 , m 2 ) · 2, 2 .
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The following lemma largely follows from Lemma 1 -obtained by applying density-based schedulability test and on faster platforms and using the reasoning provided in Lemma 5. Proof. Assume that predicate sched (nmo-δ, T D A (τ ), Π(m 1 , m 2 ) · 2, 2 ) holds. Then, since the density of every (sub-)task in T D A (τ ) is twice the utilization of the corresponding (original) task in τ , (from the reasoning similar to the one provided in the previous lemma,) predicate sched (nmo, τ, Π(m 1 , m 2 )) holds as well. In that case, we know from Lemma 1 that sched (FF-3C, τ, Π(m 1 , m 2 ) · 2, 2 ) holds. But then, since the density of every (sub-)task in T D A (τ ) is twice the utilization of the corresponding (original) task in τ , it follows from similar reasoning provided in previous lemma that:
Finally, a lemma that will be relied upon for assigning phase-C subtasks:
is the set of the respective phase-C subtasks) is preemptive-EDF schedulable on a type-z (virtual) processor vpp of speed V .
Proof. That δ T DA(τ )[p] ≤V means that T D A (τ )[p]
is schedulable under preemptive EDF on vp p . We now show that the demand-bound function
is upper bounded at every instant t by δ T DA(τ )[p] · t and hence is also schedulable on vp p under preemptive EDF. Note that, for every phase-A subtask τ i(A) ∈T D A (τ ) (and respective phase-C subtask (4) This is easy to verify because, the maximum "slope" to any point in the graph (Figure 2 ) of dbf({τ i(A) , τ i(C) }, t) from the origin is δ 
The demand bound function of a task τi, dbf (τi, t), is the maximum possible computation demand by jobs of τi, that have both release and deadline within any interval of length t. The demand bound function of a task set τ is defined as: dbf (τ, t) = τ i ∈τ dbf (τi, t) [8] . Fig. 2 . Assigning phase-C sub-tasks to the same virtual processor as the respective phase-A sub-tasks (earlier assigned using a density-based test) preserves schedulability. Fig. 3 . m + 2 |R| virtual processors created from m physical processors on a two-type heterogeneous multiprocessor platform (m = m1 + m2).
Creating Virtual Processors on A Two-type Heterogeneous Multiprocessor Platform
We create m + 2 |R| virtual processors from m physical processors on a two-type heterogeneous multiprocessor platform as shown in Figure 3 . The main idea is as follows. We treat physical processors of each type as an identical multiprocessor platform and create a certain number of virtual processors of the corresponding type from this platform. To be precise, m 1 physical processors of type-1 are treated as an identical multiprocessor platform and m 1 + |R| virtual processors (of type-1) are created from them and ordered as shown in the left half of Figure 3 (i.e. left side of the vertical solid line). Analogously, m 2 physical processors of type-2 are treated as an identical multiprocessor platform and m 2 + |R| virtual processors (of type-2) are created from them and ordered as shown in the right half of Figure 3 (i.e. right side of the vertical solid line). Now, if we look at each row in Figure 3 (separated by horizontal lines), it represents a two-type heterogeneous multiprocessor platform (for example, the second row represents a two-type heterogeneous multiprocessor platform with m 1 virtual processors of type-1 and m 2 virtual processors of type-2). Thus, m + 2 |R| virtual processors are created from m physical processors on a two-type heterogeneous platform. Precisely, we create the virtual processors with following specifications: We ensure that no virtual processor is created using two or more physical processors, i.e., the capacity of a virtual processor comes from a single physical processor alone. The pseudo-code for creating virtual processors, referred to as VP Create in the rest of the paper, can be found in Appendix (Section 8.1). Since VP Create creates a virtual processor out of the processing capacity of a single respective physical processor, within each of its phases, any job executes on only one physical processor (i.e. does not migrate between different physical processors). However, it can migrate to a different physical processor at the boundaries separating (i) its phase-A and phase-B and (ii) its phase-B and phase-C executions. FF-3C-vpr adheres to the "restricted migration" model by assigning phase-A and phase-C of a task to the same physical processor.
FF-3C-vpr and its Speed Competitive Ratio
The FF-3C-vpr Algorithm
The pseudo-code of FF-3C-vpr is listed in Algorithm 1. The algorithm works as follows. On line 1, it creates three subsets of tasks, i.e. T D A (τ ), T D B,R k (τ ) and T D C (τ ) from the given task set τ . On line 2, it creates m + 2 |R| virtual processors specified in Section 5 from m physical processors. On lines 3-5, it groups 2 |R| phase-B virtual processors into |R| pairs of processors, each pair containing one processor of each type, i.e. one processor of type-1 and one processor of type-2. Each pair of processors, P air B [k] where k = {1, · · · , |R|}, is used for scheduling phase-B of tasks that access the resource R k . At any time instant, only one processor from each heterogeneous pair is used for executing the tasks: this is, in each case, the processor of the type on which the given task executes fastest (termed the favorite processor type for that task); the other processor is kept idle during the execution of the task. This technique ensures mutual exclusion for accessing each resource. Moreover, it effectively creates, out of each pair, the equivalent of a hypothetical single virtual processor whereupon every task would execute as fast as on its (respective) favorite processor type. This design choice aims at minimizing blocking times related to resource sharing. On line 6, the algorithm assigns phase-A of a task (in T D A (τ )) to virtual processors in VP AC using FF-3C [4] . On lines 7-16, it assigns phase-B of a task (in T D B,R k (τ )) accessing resource R k to that virtual processor in P air B [k] which is of its favorite processor type in phase-B. On line 17, it assigns phase-C of a task (in T D C (τ )) to a virtual processor in VP AC in the same manner as that of assignment of a task in T D A (τ ) to a virtual processor in VP AC by FF-3C (on line 6). Instead of running FF-3C again on T D C (τ ) task set, the algorithm makes use of the output of FF-3C (that was run on line 6 to assign tasks in T D A (τ ) on VP AC ) to assign T D C (τ ). Line 17 ensures that phase-C of a task is assigned to that virtual processor in VP AC to which phase-A of the same task has been assigned. Assigning phase-C subtasks on the same virtual processor as its corresponding phase-A subtask (i) does not endanger the schedulability of a previously schedulable virtual processor; intuitively, this is because these two subtasks have precedence constraints -Lemma 7 provides formal proof and (ii) ensures that the "restricted migration" assumption is not violated. On line 18, FF-3C-vpr schedules tasks executing in their phase-A onto VP AC using preemptive EDF, tasks in their phase-B onto VP B using non-preemptive EDF and tasks in their phase-C onto VP AC using preemptive EDF. Lines 1-17 can be performed at design time and only line 18 has to be performed at run time.
Time complexity of FF-3C-vpr
We now show that the time-complexity of FF-3C-vpr is a polynomial function of the number of tasks (n), processors (m) and/or resources (|R|). From FF-3C-vpr pseudo-code (Algorithm 1), we can observe that the time-complexity for:
-creating the virtual processor subsets, VP AC and VP B (on line 2) is O(m).
-forming the virtual processor pairs (on lines 3-5) is O(|R|).
-assigning T D A (τ ) on VP AC using FF-3C (on line 6) is O(n·max(m, log n)) [4] . (m, log n) Proof. The proof considers separately the scheduling of each of the three phases and then combines the results. Let us look at phase-A first. Combining Lemma 5 and Lemma 6 and applying the result to virtual processors in VP AC yields:
Now consider phase-C. Since a task in its phase-A cannot be in its phase-C simultaneously (and vice versa), the respective sub-tasks are not independent. Treating them as such would be potentially pessimistic; conversely, accounting for these precedence constraints during (sub-)task assignment could improve performance. Indeed, our algorithm assigns each phase-C sub-task to the same virtual processor as its respective phase-A sub-task (Algorithm 1, line 17.).
For convenience, let us introduce a notation say, FF-3C-δ+cp for this (sub-) task assignment strategy (using FF-3C-δ to assign phase-A subtasks and "copying" the assignment for respective phase-C subtasks, as done by FF-3C-vpr on line 6). Then, applying Lemma 7 to Equation (5) yields:
Now, let us consider phase-B. If tasks in τ sharing resource r k are nonmigrative-offline, non-preemptive schedulable on Π(m 1 , m 2 ) then T D B,R k (τ ) is also non-migrative-offline, non-preemptive schedulable on Π(m 1 , m 2 ) · 2, 2 . This speedup factor of 2 comes from the fact that we have halved the deadlines of tasks in T D B,R k (τ ) compared to the deadlines of corresponding tasks in τ . Hence, we can write: ∀R k ∈ R:
For each resource r k , since r k is accessed in a mutually exclusive way, all the tasks that access r k must execute sequentially. So, if T D B,R k (τ ) in which tasks share a single resource R k is non-migrative-offline non-preemptive schedulable on Π(m 1 , m 2 ) · 2, 2 then the same task set is also non-migrative-offline nonpreemptive schedulable on Π(1, 1) · 2, 2 . the intuition is that the tasks are always executed on their 'favorite' processor type and in a sequential manner as they are accessing a mutually exclusive resource. ∀R k ∈ R:
Hence, combining Equations (7) and (8) gives: ∀R k ∈ R:
Without loss of generality, Lemma 4 can be rewritten as:
The intuition behind this generalization of Lemma 4 to Expression (10) is that the extra processor added to the left-hand side predicate (of Lemma 4 to obtain the Expression (10)) is ignored while scheduling. Applying Equation (10) Combining Equation (9) and (11) and applying the result to VP B virtual processors: 
In the right-hand sides of Equations (13) and (14), the processor specifications match those created by FF-3C-vpr. Note also that under FF-3C-vpr (which only allows "restricted migration"), phase-A and phase-C sub-tasks are assigned to virtual processors in V P AC and phase-B sub-tasks are assigned to virtual processors in V P B (and V P AC ∩V P B = ∅). Hence by combining Equations (13) and (14) 
We know that higher speed processors do not jeopardize the schedulability of a task set. Hence, we can write:
sched (rmo, τ, R, Π(m1, m2) · min(s1, s2), min(s1, s2) ) ⇒ 
Multiplying processor speeds in Equation (16) 
By rewriting the RHS of the above equation, we get:
sched (rmo, τ, R, Π(m1, m2)) ⇒ sched (FF-3C-vpr, τ, R, Π(m1, m2)· 4 + 6 · |R| min(m1, m2) , 4 + 6 · |R| min(m1, m2) )
Conclusions
We proposed a new algorithm, FF-3C-vpr, for scheduling implicit-deadline sporadic tasks with restricted migration to meet all the deadlines on a two-type heterogeneous multiprocessor platform where each task can access at most one shared resource. We showed that FF-3C-vpr has a speed competitive ratio of 4 + 6 · |R| min(m1,m2) .
